aboutsummaryrefslogtreecommitdiff
path: root/src/loop.py
diff options
context:
space:
mode:
authorFlorian Fischer <florian.fl.fischer@fau.de>2019-03-19 04:58:03 +0100
committerFlorian Fischer <florian.fl.fischer@fau.de>2019-03-19 18:59:23 +0100
commit4c9c8919294ab72cfa7ea310c4c9bc384fa0828e (patch)
tree2580279202469d2d0429b7d80583dc5449294374 /src/loop.py
parent41804f81aaa1b3ecfee40059f1bb703c8da2c419 (diff)
downloadallocbench-4c9c8919294ab72cfa7ea310c4c9bc384fa0828e.tar.gz
allocbench-4c9c8919294ab72cfa7ea310c4c9bc384fa0828e.zip
remove useless memusage plots of synthetic benchmarks
Diffstat (limited to 'src/loop.py')
-rw-r--r--src/loop.py6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/loop.py b/src/loop.py
index a3a9e1b..a8459da 100644
--- a/src/loop.py
+++ b/src/loop.py
@@ -22,12 +22,6 @@ class Benchmark_Loop(Benchmark):
title='"Loop: " + arg + " " + str(arg_value)',
filepostfix="time")
- # Memusage
- self.plot_fixed_arg("int({VmHWM})",
- ylabel='"VmHWM in kB"',
- title='"Loop Memusage: " + arg + " " + str(arg_value)',
- filepostfix="memusage")
-
# L1 cache misses
self.plot_fixed_arg("({L1-dcache-load-misses}/{L1-dcache-loads})*100",
ylabel='"L1 misses in %"',